




# QMT – QCD Multi Threading

- First steps
  - Step 1: General Evaluation
    - OpenMP vs. Explicit Thread library (Chen)
      - Explicit thread library can do better than OpenMP
      - OpenMP performance is compiler dependent
        - » Intel compiler does much better than GCC
  - Step 2: Simple Threading API: QMT
    - based on older smp\_lib (A. Pochinsky)
    - use pthreads and investigate barrier synchronisation algorithms
  - Step 3: Evaluate usefulness of QMT in SSE-Dslash
  - Step 4: Tweak QMT... Go back to Step 3 until done.

# QMT – Basic Threading Model

- 1 Master Thread & several slave threads spawned when calling `qmt_init()`
- Node- Serial part of code runs in master thread – while slaves sit idle.
- Node-Parallel parts of code run in master and slave threads
  - Data parallel: All threads execute same function on different data.
  - Data blocks described in terms of first & last site of block.
- Slave threads destroyed by calling `qmt_finalize()`;



# Dslash

- Implemented (re-enabled) threading in SSE Dslash
- Tested on Dual Socket, Dual Core (4 cores in total) Opteron, 64 bit linux.
- Compare 4 threads in 1 MPI process vs 4 MPI processes communicating through memory.

Global Volume (sites)	Threaded Performance Mflops (4 threads)	MPI Performance Mflops (4 processes)	Threaded/MPI (gain in favour of threads)
2x2x2x2	1258	1560	0.81
4x4x4x4	6572	6595	1
4x4x8x8	8120	7597	1.07
8x8x8x8	7929	8108	0.98
10x10x8x8	6668	5338	1.25
12x12x12x12	2465	2280	1.08
12x12x24x24	2340	2264	1.03

- On the whole threading seems to help some
- But not a lot... Can we do better?

# Future Improvements

- Increase access to local vs remote memory
  - eg: interleave memory allocation between processors (libnuma)
- If there are leftover cores, but memory bandwidth is exhausted – use core for something else (comms coprocessor, heater etc)
  - need to tweak API.
- Improvements likely to be architecture specific, depending on things such as
  - systems libraries and facilities (eg: libnuma)
  - actual node architecture
    - hardware memory strategies (number of controllers, available bandwidth), shared caches & coherency etc.
- Grand Unified Threading Interface will be challenging...